Abstract: This study presents a three-stage 18-level inverter design and its innovative control method. The inverter consists of a series-connected main high-, medium-and low-voltage stages. The high-voltage stage is made of a three-phase, six-switch inverter. The medium-and low-voltage stages are made of three-level inverters constructed by H-bridge units. The proposed control strategy assumes a reference input voltage vector and aims to operate the inverter in one state per sampling time to produce the nearest vector to that reference. The controller operates to reach the desired state with minimum switching actions, giving the priority in switching reduction to the higher voltage stage. The approach of the proposed control strategy has been presented, a set of related terms has been defined and the implementation process has been described. The test results verify the effectiveness of the proposed strategy and the capability of the inverter to produce low-voltage distortion and switching losses.
Introduction
Multilevel inverter (MLI) refers to the class of inverters with output points, which have more than two voltage levels with respect to the negative terminal of the input supply [1] . The essential virtue of MLIs over the conventional inverters is the capacity to have output voltage and current levels higher than those of the device ratings; hence, MLIs have been classified as high-power inverters [2] . Increasing the number of levels improves MLI characteristics by reducing harmonic distortion both at input and at output sides, dv/dt stress, and switching losses [3] . These advantages do not come free or cheap; MLI circuits are more complicated than the basic inverter circuit, apply more components and are more expensive to implement. Despite that, recent studies recommended MLI topologies for medium-voltage applications [4] .
Hybrid MLI topologies
The basic MLI circuits have equal or equally divided input dc voltages, and the number of levels is linearly related to the number of switching devices. The maximum number of levels achievable with basic MLI topologies is limited because of cost and size considerations. Increasing the number of levels is a temptation, as it enhances the MLI merits.
The approach of asymmetrical MLI based on supplying the inverter with unequal input voltages is found to have the capability of producing a higher number of levels for the same number of components compared to the basic MLI [5] .
The MLI design can be further optimised by hybridisation, that is to create an MLI by cascading smaller dissimilar inverter circuits [3] . According to the hybridisation level this has been done as follows:
1. Cascading H-bridge cells consist of different types of switching devices that operate at different voltage levels and frequency [6] . The switch characterised by low conducting losses is used for the high-voltage stage, and the fast switch is applied for the high-frequency stage.
2. Constructing the inverter with cascaded stages of different topologies, for example, H-bridge three-level stage(s) in series with neutral point clamped (NPC) three-level stage [7, 8] or to the six-switch two-level stage [9] . Better tradeoff between the cost and number of levels has been achieved. 3 . In [10] , a linear mode amplifier has been added in series to eliminate the need for PWM switching; this design has not gained popularity despite the claim of providing higher efficiency compared to other designs.
Control of MLI
Many studies have reported the control of the MLI. The initial studies have used the multicarrier PWM strategy. The space vector modulation (SVM) control has been introduced and implemented [11 -13] . The carrier-based SVM has been developed for MLIs with any number of levels [14] .
Fundamental frequency switching with selected harmonic elimination has been implemented exploiting the high number of levels provided by asymmetric MLI to reduce the switching losses [15] . This method however requires a precalculated switching angles lookup table. In [16] , fundamentalfrequency SVM has been applied utilising the high number of levels provided by the four-stage asymmetrical inverter.
Scope of the paper
A hybrid MLI of cascaded stages of two-and three-level inverters is presented in this paper. The inverter circuit is given in the following section. The controller receives the input of sampled reference voltage vector. The control concept is based on the hypothesis that with sufficiently high number of levels, the typical SVM approach of combining three states to achieve the reference voltage can be abandoned. Instead, the reference vector is approximated to the nearest inverter's vector. The control strategy is introduced in Section 3. Implementation is described in Section 4. In Section 5, selected test results of the developed inverter and strategy are demonstrated.
Inverter topology, voltage vectors and switching states
One of the basic MLI topologies is the cascaded H-bridge cells. This topology has the advantage of modular structure where the inverter consists of small identical cells. The main drawback of this topology is the requirement for high number of isolated dc sources. The k-cell per arm inverter has (2k + 1) levels and requires 3k isolated dc sources.
The number of levels has been greatly increased with asymmetrical sourcing [15] . The asymmetry resultant by supplying various stages with different dc voltage levels results in a voltage step of each cell different from other cells in the same inverter arm. It has been reported in many studies that the maximum number of uniform steps is achieved when the dc voltages of the arm cells form a ratio-3 geometric sequence. Study of the appropriate voltage ratio shows that the modulation condition required to avoid high-frequency operation at high-voltage stage is satisfied if any two adjacent voltage levels can be achieved by switching the lowest voltage cells only [17] . This condition cannot be satisfied with ratio-3 dc sources, and hence this selection is not appropriate for PWM control. Yet this ratio has been followed by some designs that do not apply PWM control [15, 16] . This paper deals with the two main drawbacks of the cascaded H-bridge MLI, which are the requirement of a large number of isolated dc supplies and the possible high switching frequency of the high-voltage stage. The presented circuit saves the cost of the dc supplies by reducing the number of the high-voltage stage sources to one. The avoidance of high switching frequency at the high-voltage stage is ensured by the suggested control strategy.
The inverter circuit shown in Fig. 1 consists of the 'main' high-voltage six-switch inverter, with each output line connected in series to two cascaded single-phase full bridge inverters. The main and H-bridge cells are fed by isolated dc sources of 9Vs, 3Vs, and Vs as shown. This voltage ratio provides an 18-level inverter. In this design, the high-voltage stage has only one dc source operating with reduced current ripple compared to the three dc sources of the cascaded Hbridge design [15, 16] . Therefore considerable saving in the dc source cost and losses can be achieved with this arrangement.
Although the conventional MLI design aims to divide the input voltage equally between the switching devices, hybrid MLI design depends on the essential feature of semiconductor switching devices technology, which implies a tradeoff in device selection in terms of switching frequency and voltage-sustaining capability [3, 6, 8, 9, 15] . The inverter of Fig. 1 is no exception, where the main inverter switch is essentially subjected to 9/13 of the total dc voltage; however, this stage operates at the output voltage fundamental frequency and slow switching devices such as GTO can be employed if the inverter is to be constructed with high-voltage ratings.
Voltage vectors and inverter states
The switching variables of the inverter are denoted by {(x abc ),( y abc ),(z abc )}, where x is a binary digit whereas y and z are trinary digits. The states of the high-, medium-and low-voltage stages are determined by x abc , y abc and z abc , respectively. The output voltage vector can be represented in terms of the switching state as shown in the following derivation.
Line voltages are represented in terms of the switching variables in (1) www.ietdl.org
Phase voltages of the Y-connected load can be represented as follows
The voltage vector is achieved by Park's transformation given in (3)
Using ( The modulation condition [17] has not been met by this design, that is, when controlling the inverter by PWM strategy, the medium-and high-voltage stages will be subjected to high switching frequency. However, the control strategy presented in this paper ensures that the high-voltage stage operate at fundamental frequency.
High-and medium-voltage-stage domains
Each of the 18-level inverter vectors can be represented by the addition of three vectors, one has a norm of 9Vs or 0Vs determined by x abc ; the second has a norm of 6Vs, 3 p 3Vs, 3Vs or 0Vs determined by y abc ; and the third has a norm of 2Vs, p 3Vs, 1Vs or 0Vs determined by z abc . With the exception of the outmost vectors, most of the 18-level inverter vectors can be represented by more than one combination of the three-stage voltage vectors. For example, vector V1 shown in Fig. 2 is represented once as
where V h , V m and V l are the voltage vectors corresponding to high-, medium-and low-voltage stages, respectively.
It is highly desirable for the switching frequency of the high-voltage stage to be reduced. The control algorithm explained in the next section aims to hold the high-voltage vector as long as the reference vector can reached through this high-voltage vector. We shall refer to the hexagonal area marked by the medium-and low-stage vectors superimposed on a given high-state vector by its 'domain'. The seven domains of the high vectors are shown in Fig. 3 . The figure shows that a high-state domain hexagon has a side length equivalent to 8Vs.
Dividing the space vectors area into domains is extended to the middle-stage vectors. Nineteen hexagons, each As shown in Fig. 3 , within the grand hexagon some of the regions are covered by exactly one high-state domain without overlap (e.g. R1). If the reference vector is located in such area, the controller should select the corresponding high state. Other areas are overlaps of two or three high-state domains (e.g. R2 and R3); in this case, there is more than one option in the selection of x abc . We have exploited this to minimise the switching actions at the higher voltage stages. The medium-state domains also overlap and this will be utilised in a similar way.
Control strategy

Control algorithm
During the nth sampling interval, the controller receives the input reference voltage vector and determines the switching signals based on the algorithm explained in this section. The switching signals determined during the nth sampling interval are applied to the switching devices during the (n + 1)th interval.
The switching state is determined as illustrated in the control algorithm flow diagram shown in Fig. 4 . The calculation is carried out in three consecutive stages: high, medium and low stages. Each stage considers its previous The zones have been defined based on the overlap of the domains of adjacent vectors. In Fig. 6, zones (1 -4) are located in the domain of the zero state (z). Zones (2, 4, 5, 6) are in state v domain and zones (3, 4, 6, 7) are in state w domain. Table 1 defines the feasible next states for the general sector zones shown in Fig. 6 . When the reference vector is located in a zone that is mutual between two or three domains, there is more than one next state option. In this case, the state reachable with minimum switching transition is the 'nearest' state to be selected. A lookup table of the nearest states has been used to determine x abc .
High-voltage state determination
Medium-voltage state determination
The middle reference is calculated by subtracting the voltage vector corresponding to the next x abc from the input reference voltage vector. As in high-voltage state determination, the medium stage holds its state if the medium reference voltage is located within its domain; otherwise, the new medium switching state will be determined in a way similar to the determination of the high-stage state, but modified according to the three-level property.
The medium-stage zones for the general 608 sector are defined in Fig. 7 . The 15 medium zones in a sector are determined by the overlap of the domains of the six vectors denoted in Fig. 7 by (z, v ′ , v ′′ , u, w ′ and w ′′ ).
When the medium reference is not within the domain of current state, the new state is calculated first by determining the medium reference vector sector and zone. This identifies the feasible next state or states, the states associated with the vectors having the reference located in their domains. When there is more than one feasible state, Figure 4 Flow diagram of the 18-level inverter control algorithm with of state per sampling interval 
Low-voltage-state determination
The reference voltage for the low-voltage stage is determined by subtracting the vector corresponding to the calculated y abc from the medium-stage reference vector, as shown in Fig. 4 .
The low-stage zone corresponding to each of the lowvoltage vectors has been defined as the nearest region to that vector as shown in Fig. 8 . The control concept is to determine the zone at which the reference vector is located and operate the low-voltage stage in the corresponding state. If the vector is associated with two or three switching states, then the initial state will be considered to select the state reachable with minimum switching transitions.
The determination of the low-voltage zone has been carried out by three steps: axis transformation, dimensions rounding and polynomial interpolation. Following v-w axis system defined in When one of the zone diagonals is in the form (d, v or w ¼ 1.5), then not all dimensions of all points in that zone will be rounded to the same integer. In this case, axis shifting by 0.5 is performed to have the dimensions of the shifted axis round to the same integer. This can be seen in zone 17 in Fig. 9 , which has (20. Table 2 , we can see that the reference vector parameters matches only the identification parameters of zone 19 r d2 , r v2 and r w .
After determining the six integer parameters corresponding to the reference vector, an interpolating polynomial is used to determine which zone these parameters match. The polynomial has the following form
where P i is a product term that produces the value 1 when reference vector rounded dimensions ř d,w,v and ř d2,w2,v2 match the values of the Ith zone; otherwise P i produces zero. P i has the following form (see (9))
In (9), at least one of the product terms at the numerator will be zero if the reference vector dimensions do not match all the three parameters of the ith zone. If the three parameters matched, the denominator will be equal to the numerator to bring the value of P i to one.
Following the zone determination, z abc will be the identified. This state is unique for zones 8 -19 . For zones 1 -7, equivalent states associated with the zone are compared to the initial z abc and the state that can be reached with minimum switching actions is selected.
DSP implementation
The control algorithm has been implemented using DSP controller board eZdsp F2812. The 150 MHz, fixed-point, low-cost CPU executed the algorithm with a sampling frequency acceding 25 kHz and using the on-chip memory only; this reflects the computational efficiency of the proposed algorithm.
One of the 16-bit input/output (I/O) interface ports has been allocated for the reference input. The 8 MSBs have been assigned as the reference voltage amplitude where the step dc voltage (Vs) is assumed to be equivalent to (10) h . With this scale, the maximum reference amplitude (FF) h is corresponding to reference amplitude that approximately equals to 15.94Vs. This limit is justified by the fact that the maximum norm of reference vector located within the grant hexagon is 14.722Vs The resolution of this representation is 1.8758/bit compared to 2.838, the minimum angle between any two adjacent voltage vectors of the 18-level inverter; there is no loss of resolution by this representation. Further, this coding allows direct determination of the operating sector as the 3 MSBs and saves computation time.
A second 16-bit I/O interface port has been allocated for the switching signal output. Each arm of the two-and three-level sub-inverters is driven by 1 bit. External logic circuit has been used to decode the switching signals and insert blanking time.
Experimental results
A prototype of the proposed inverter has been constructed. Table 2 Integer identifiers of the 19 low-state zones shown in Fig. 11 Zone r d r d2 r v r v2 r w r w2 power factor close to 0.8; various measurements have been taken and shown in Fig. 11 . The load-phase voltage and current are shown in Fig. 11a . The current is very close to pure sine wave, whereas the voltage quality is reflected in its spectrum shown in Fig. 11b where the highest harmonic forms about 1.07% of the fundamental. The dc supply and batteries' currents are also given.
The main dc source current shown in Fig. 11c verifies that the high-voltage stage is operating in the square wave mode and that most of the real load power is supplied by the main dc source. Figs. 11d and 11e show the medium-and low-stage battery currents, indicating highly reactive current conditions. Bidirectional current capability is essential for the medium-and low-voltage stages, and in our implementation this has been realised by the batteries. However, full bridge converter units to rectify the outputs of isolated secondary windings have been considered as reversible DC supply by some multistage inverter designs [5, 6, 17] . This arrangement implies costly dc sourcing and high losses. Therefore the alternatives have been sought as in [4] , where the low-voltage stage is fed using capacitors and the control strategy maintains the average power of this stage at zero. With the lower voltage stages fed with batteries, the regenerative capability of this inverter is inherent with M ≤ 0.47, where the high-voltage stage operates in current freewheeling mode. This feature is suitable for two quadrant drives, which are usually designed with regenerative power that is only a fraction of the rated power. It can also be seen that the medium stage in this case operates at five times the fundamental frequency. Fig. 13 shows the phase voltage waveforms and the total harmonic distortion (THD) for different values of the reference amplitude. The inverter voltage quality is affected at very low reference amplitude; however, with a reference input of 40% or higher the output voltage has THD less than 5%. Table 3 compares the suggested system with four other designs and control methods. The comparison involves the number of switching devices, inverter levels, high-voltagestage switching frequency and THD. It can be seen that the suggested design has the highest (level/switch) ratio and the lowest THD for 0.8 , M , 0.9 compared to all the designs except for the 27-level three-stage asymmetrical inverter with selected harmonic elimination control. Recalling that the asymmetrical inverter requires three isolated main dc supplies for the high-voltage stage, the presented topology has considerably lower implementation cost. Furthermore, the technique of selected harmonic elimination requires offline calculations of the switching angles and provides scalar voltage control, whereas the presented control strategy does not require any lookup table and inherently a voltage vector control method.
Conclusion
In this paper, a three-stage, 18-level inverter and its innovated control strategy have been presented. The described strategy The suggested strategy has been tested using lowmemory, fixed-point, low-cost processor, and the operation speed is proven to be satisfactory for most applications. The experimental results reveal the quality merits of the proposed inverter. Batteries have been used for sourcing hints that the arrangement is suitable for vehicle drive applications.
